
Presented by: Joris Jonkers Both & Patrick Spaans Supervisor: Alexandru Geana

# riscure

driving your security forward


Analyzing embedded software technologies on RISC-V64 using Ghidra

- Like ARM but open source
- One base image
- Extendable with extensions (e.g. M for multiplications)



- Like ARM but open source
- One base image
- Extendable with extensions (e.g. M for multiplications)


Security of embedded systems



- Like ARM but open source
- One base image
- Extendable with extensions (e.g. M for multiplications)

Security of embedded systems

Ghidra SRE Framework




- Like ARM but open source
- One base image
- Extendable with extensions (e.g. M for multiplications)

Security of embedded systems

Ghidra SRE Framework

### Kendryte K210 SoC

- System on a Chip
- Maix-bit
- AI capable IoT device



### **Related Work**

Ghidra only recently open source

Analyzing security using reverse engineering is not a new concept

- Udupa et al. in 2005
- Zaddach and Costin in 2013



Supported extensions

- $G \left\{ \begin{array}{l} I \rightarrow \text{base integer instruction set} \\ M \rightarrow \text{standard integer multiplication & division extension} \\ A \rightarrow \text{standard atomic instruction extension} \\ F \rightarrow \text{single-precision floating-point extension} \\ D \rightarrow \text{standard double-precision floating-point extension} \\ C \rightarrow \text{standard extension for compressed instructions} \end{array} \right.$ 
  - $\mathsf{Q} \rightarrow \mathsf{standard}$  extension for quad-precision floating-point

Base	Version	Frozen?
RV32I	2.0	Y
RV32E	1.9	N
RV64I	2.0	Y
RV128I	1.7	N
Extension	Version	Frozen?
M	2.0	Y
A	2.0	Y
F	2.0	Y
D	2.0	Y
Q	2.0	Y
L	0.0	N
C	2.0	Y
в	0.0	N
J	0.0	N
т	0.0	N
Р	0.1	N
V	0.2	N
N	1.1	N



Supported extensions

- $G \left\{ \begin{array}{l} I \rightarrow \text{base integer instruction set} \\ M \rightarrow \text{standard integer multiplication & division extension} \\ A \rightarrow \text{standard atomic instruction extension} \\ F \rightarrow \text{single-precision floating-point extension} \\ D \rightarrow \text{standard double-precision floating-point extension} \\ C \rightarrow \text{standard extension for compressed instructions} \end{array} \right.$ 
  - $\mathsf{Q} \rightarrow \mathsf{standard}$  extension for quad-precision floating-point

So, Risc-V64GC == Risc-V64IMAFDC...

Base	Version	Frozen?
RV32I	2.0	Y
RV32E	1.9	N
RV64I	2.0	Y
RV128I	1.7	N
Extension	Version	Frozen?
M	2.0	Y
A	2.0	Y
F	2.0	Y
D	2.0	Y
Q	2.0	Y
L	0.0	N
C	2.0	Y
в	0.0	N
J	0.0	N
т	0.0	Ν
P	0.1	N
V	0.2	Ν
N	1.1	N

# **Research Question**

In what ways can a disassembly and decompile tool be used to analyze and enhance the working of embedded technologies?

# **Research Subquestions**


- What are the possibilities of implementing a Ghidra plugin for RISC-V?
- What are the possibilities of using reverse-engineering to enable hidden features on the Kendryte K210?

Creating a Ghidra Plugin for RISC-V64GC

Reverse engineering the Kendryte K210 bootrom

Research into writing to the Kendryte K210 OTP in order to implement secure boot

### **Methodology**







for RISC-V64GC

- Add support for architectures
- Specifies register layouts and hardware specs
- Must contain all instructions specifications to allow successful decompilation




**Plugin structure** 

.Idefs file (language definition)

```
<lering constant of the second second
```

#### **Plugin structure**



**Plugin structure** 

.Idefs file (language definition)

.sla file (Instruction definitions)

.pspec file (Processor specification) <?xml version="1.0" encoding="UTF-8"?>

#### **Plugin structure**


.Idefs file (language definition)

.sla file (Instruction definitions)

.pspec file (Processor specification)

.cspec file (Compiler specification) <compiler\_spec> <data\_organization> <absolute max alignment value="0" /> <machine alignment value="8" /> <default\_alignment value="1" /> <default pointer alignment value="8" /> <pointer size value="8" /> <short size value="2" /> <integer\_size value="4" /> <long\_size value="4" /> <long long size value="8" /> <float size value="4" /> <double size value="8" /> <size alignment map> <entry size="1" alignment="1" /> <entry size="2" alignment="2" /> <entry size="4" alignment="4" /> <entry size="8" alignment="4" /> </size alignment map> </data\_organization> <spacebase name="gp" register="gp" space="ram"/> <global> <range space="ram"/> <register name="gp"/> <register name="tp"/> </global> <returnaddress> <register name="ra"/> </returnaddress> <stackpointer register="sp" space="ram"/> <default\_proto> <prototype name="\_\_stdcall" extrapop="0" stackshift="0" strategy="register"></pro> <input> <pentry minsize="1" maxsize="8"> <register name="a0"/> </pentry> <pentry minsize="1" maxsize="8"> <register name="a1"/> </pentry>

#### **Plugin structure**



#### Using the plugin

88000000	73	50	30	30	csrrwi	<pre>zero,mideleg,0x0</pre>
88000004	73	50	20	30	csrrwi	zero, medeleg, 0x0
88000008	73	50	40	30	csrrwi	zero, mie, 0x0
8800000c	73	50	40	34	csrrwi	zero,mip,0x0
88000010	97	02	00	00	auipc	t0,0x0
88000014	93	82	c2	07	addi	t0,t0,0x7c
88000018	73	90	52	30	CSTTW	zero, mtvec, t0
8800001c	b7	62	00	00	lui	t0,0x6
88000020	73	<b>a</b> 0	02	30	csrrs	zero, mstatus, t0
88000024	97	cl	5f	f8	auipc	gp,-0x7a04
88000028	93	81	c1	7d	addi	gp,gp,0x7dc
8800002c	17	c2	5f	f8	auipc	tp,-0x7a04
88000030	02	32			c.fldsp	ft4,0x20(sp)
88000032	01	72			c.lui	tp,-0x20
88000034	02	fc			c.sdsp	zero, 0x38(sp)
88000036	73	25	40	fl	csrrs	a0,mhartid,zero
8800003a	45	15			c.addi	a0,-0xf
8800003c	00	05			c.addi4spn	s0, sp, 0x280
8800003e	15	00			c.nop	
88000040	16	d5			c.swsp	t0,0xa8(sp)

Using the plugin

88000066 73 00 50 10	wfi	
8800006a f3 27 40 34	csrrs	a5,mip,zero
8800006e 93 f7 87 00	andi	a5,a5,0x8
88000072 e3 8a 07 fe	beq	a5, zero, LAB_88000066
88000076 lb 03 10 00	addiw	tl,zero,0x1
8800007a f3	??	F3h
8800007b 01	??	01h
8800007c e7	22	E7h
8800007d 00	22	00h
8800007e 03	22	03h
8800007f 00	??	00h
88000080 6f	??	6Fh o
88000081 00	22	00h

. . .

. . .

Can be: "f3 01 e7 00" or "f3 01" Neither are in the documentation

Using an alternative reverse engineering tool

An alternative to Ghidra could be used to find out more about these functions.

Using an alternative reverse engineering tool

An alternative to Ghidra could be used to find out more about these functions.

Ghidra

88000066	73	00	50	10	wfi
8800006a	f3	27	40	34	csrrs
8800006e	93	f7	87	00	andi
88000072	e3	8a	07	fe	beq
88000076	1b	03	10	00	addiw
8800007a	f3				??
8800007b	01				22
8800007c	e7				22
8800007d	00				22
8800007e	03				22
8800007f	00				22
88000080	6f				22
88000081	00				22

0x88000062	f36744307300	xor byte [ebx], r14b
0x88000068	50	push rax
0x88000069	10f3	adc bl, dh
0x8800006b	27	invalid
0x8800006c	403493	xor al, 0x93 ; 147
0x8800006f	f78700e38a07.	<pre>test dword [rdi + 0x78ae300], 0x10031bfe</pre>
0x88000079	00f3	add bl, dh
0x8800007b	01e7	add edi, esp
0x8800007d	0003	add byte [rbx], al
0x8800007f	00 <b>6f</b> 00	add byte [rdi], ch

Radare2

Using the complete bootrom

8800007c					addiw	tl,zero,0x1
88000080	13	13	f3	01	slli	tl,tl,Oxlf
88000084	e7	00	03	00	jalr	ra,t1=>SUB_80000000,0x0


Using the complete bootrom

8800007c					addiw	tl,zero,Oxl
88000080	13	13	f3	01	slli	tl,tl,Oxlf
88000084	e7	00	03	00	jalr	ra,t1=>SUB_80000000,0x0

#### There are still some unrecognized instructions

c.unimp		
22	2Bh	+
22	50h	P
22	00h	
22	00h	
c.unimp		
	22 22 22 22 22	?? 2Bh ?? 50h ?? 00h ?? 00h


Using J-Link and OpenOCD (on-chip-debugger)








It turns out that all instructions left were no actual instructions


351@:kendryte.unimp is RV32 & op0001=0x3 & (op0711=0x0 | op0711=0x1 | op0711=0x1e | op0711=0x1f ) &
352 (funct3=0x0 | funct3=0x1 | funct3=0x3 | funct3=0x5) & op1519=0x0 & (op2024=0x0 | op2024=0x9 | op2024=0xb) & op2531=0x0
353@{
354 trap();
355 }














### Research into writing to the Kendryte K210 OTP Trying to write to the OTP

We used the Ghidra plugin to find the OTP write function

int otp\_write(uint32\_t offset,uint32\_t \*data,uint32\_t data\_length)
{

### Research into writing to the Kendryte K210 OTP Trying to write to the OTP

We used the Ghidra plugin to find the OTP write function

```
int otp_write(uint32_t offset,uint32_t *data,uint32_t data_length)
{
```

While being the correct function, it is yet unable to write



What is this return value?

In the function, the following is specified:

```
if (_DAT_50420060 == 1) {
    return 2;
}
```

What is this return value?

In the function, the following is specified:

```
if (_DAT_50420060 == 1) {
    return 2;
}
```

So what is this \_DAT\_50420060?

The Ghidra Plugin works, and is able to completely reverse engineer the Kendryte K210 Bootrom

However, it is not possible to enable any features that require writing to the OTP if the write disabling bit has been set.

### Conclusion

Test the write function on a Kendryte K210 chip with an unwritten OTP

Use the Ghidra Plugin as a means to analyze the security of embedded SoC's

Enable other features of the Kendryte K210 using reverse engineering

Create a plugin for other RISC-V types or extensions

### **Future Work**